Robustness of different TMR granularities in shared wishbone architectures on SRAM FPGA
No Thumbnail Available
Identifiers
Publication date
2012
Advisors
Journal Title
Journal ISSN
Volume Title
Publisher
Citations
Export
Abstract
Triple Module Redundancy (TMR) is a popular technique for protecting critical FPGA designs. Although automatic tools for TMR generation mostly use triplication on flip-flop level, designers may opt for different approaches. This work analyses the impact of different granularities on TMR architectures based on a coarse-and a medium-grained TMR implementation of a shared Wishbone interconnection. The actual robustness of these different implementations is measured on a Xilinx Virtex-5 FPGA by using error injection into the configuration bitstream. A specialized test setup comprising two FPGAs boards is introduced so as to allow for the execution of the robustness testing. Based on the coarse-grained architecture, a fine categorization of errors in TMR architectures can be obtained.
Description
Keywords
Type
Citation
Kretzschmar , U , Astarloa , A , Lazaro , J , Garay , M & Del Ser , J 2012 , Robustness of different TMR granularities in shared wishbone architectures on SRAM FPGA . in 2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012 . , 6416785 , 2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012 , 2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012 , Cancun , Mexico , 5/12/12 . https://doi.org/10.1109/ReConFig.2012.6416785
conference
conference