%0 Generic
%A Prieto, Pablo
%A Sanchez, Mikel
%A Ser, Javier Del
%A Mendicute, Mikel
%T Design, simulation and hardware validation of a low-cost CLMS echo canceling system
%J 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09
%D 2009
%U https://hdl.handle.net/11556/1923
%X This paper presents the design, simulation and performance of a low-cost echo canceler for its application to on-channel repeaters in single frequency DVB-T networks. In these devices an echo canceler is required in order to avoid the coupling echoes produced between transmission and reception antennas. The designed echo canceler is based on an adaptive FIR Alter where a correlation-based LMS algorithm (namely, CLMS) is used for updating the set of complex coefficients under a Minimum Squared Error (MSE) criteria. The implemented prototype includes an Analog Devices floating-point DSP and a Virtex II Pro FPGA core. Computer simulation results and the registered in-lab measurements of the prototype verify that our approach shows surprisingly satisfactory echo attenuation capabilities at a minimal computational cost.
%~