RT Journal Article
T1 A novel BRAM content accessing and processing method based on FPGA configuration bitstream
A1 Gomez-Cornejo, J.
A1 Zuloaga, A.
A1 Villalta, I.
A1 Del Ser, J.
A1 Kretzschmar, U.
A1 Lazaro, J.
AB This paper presents a new approach to manage data content of memories implemented in FPGAs through the configuration bitstream. The proposed approach is able to read and write the data content from Block RAMs (BRAMs) in FPGA based designs by reading and processing the information stored in the bitstream. Thanks to this method it is possible to extract, load, copy or compare the information of BRAMs without neither resource overhead nor performance penalty in the design. It can also be applied to existing designs without the need of re-synthesizing. Due to its advantages it becomes an interesting tool to carry out several applications, such as error detection and recovery or fault injection. It also opens the doors to the design of cutting-edge applications. The approach has been implemented in a Xilinx ZYNQ System-on-Chip (SoC) device, which combines an FPGA and an ARM9 microprocessor. The access to the configuration bitstream has been performed using the ZYNQ's Processor Configuration Access Port (PCAP). Nevertheless, the flow presented in this article can be adapted to devices from other Xilinx families or vendors. The proposed approach has been fully tested and compared with specifically designed memory controllers. The results obtained in the experimental tests confirm that the proposed approach works properly without increasing the resource overhead but at a penalty in terms of processing time.
SN 0141-9331
YR 2017
FD 2017-03-01
LK https://hdl.handle.net/11556/4209
UL https://hdl.handle.net/11556/4209
LA eng
NO Gomez-Cornejo , J , Zuloaga , A , Villalta , I , Del Ser , J , Kretzschmar , U & Lazaro , J 2017 , ' A novel BRAM content accessing and processing method based on FPGA configuration bitstream ' , Microprocessors and Microsystems , vol. 49 , pp. 64-76 . https://doi.org/10.1016/j.micpro.2017.01.009
NO Publisher Copyright: © 2017 Elsevier B.V.
DS TECNALIA Publications
RD 28 jul 2024